

Adaptive Power Decoupling Control for Single-Phase Converter with Unbalanced DC-Split-Capacitor Circuit

Shiming Xie, Yao Sun, *Member, IEEE*, Jianheng Lin, Xing Li, Mei Su, *Member, IEEE*, Yonglu Liu, *Member, IEEE*, and Wenjing Xiong, *Member, IEEE*

Abstract—This paper proposes an adaptive power decoupling control strategy for a single-phase rectifier with an unbalanced split-capacitor decoupling circuit. Since a capacitance mismatch estimator is integrated into the control strategy, the impact of capacitance mismatch is eliminated. Meanwhile, the capacitance mismatch estimator can provide an auxiliary online monitor for the health of split-capacitors. Moreover, the mechanism of capacitor voltages self-balance is explained. Finally, experiments are conducted to verify the effectiveness of the proposed method.

Index Terms—Active power decoupling, adaptive control, dc-split-capacitor, single-phase converter, capacitance mismatch.

I. INTRODUCTION

THE twice ripple power inherently exists in single-phase power electronics systems [1], [2]. To eliminate its adverse effects, active power decoupling methods are usually used to divert second-order ripple power away from the DC sources or loads [3], [4].

Lots of power decoupling circuit topologies have been proposed. Various bidirectional circuits, such as buck circuit [5], boost circuit [6], buck-boost circuit [7], and H-bridge circuit [8] are taken as the decoupling cells to buffer twice ripple power generally. These basic decoupling cells work independently with the original converters, which make them easy to control. In addition, some power converters with power decoupling are proposed, in which the power decoupling cell shares switch with the original circuits [9]–[11]. Then the count of the semiconductor devices of the power converter is reduced. Furthermore, a novel power converter with power decoupling by sharing energy storage units with the original circuits is proposed in [12]. The power decoupling cell is

a symmetrical half-bridge converter. It is called a DC split-capacitor decoupling circuit. Based on the DC split-capacitor decoupling circuit, a power converter with reduced current stress and components is presented by sharing both switches and energy storage units [13].

Because of the features of higher order and higher degree of coupling, the control of the DC split-capacitor decoupling circuit has attracted much attention. Many power decoupling control schemes have been proposed for the DC split-capacitor decoupling circuit. In [14] an open-loop power decoupling control scheme is proposed, where the references of capacitor voltages are computed in theory. However, the related control performance heavily depends on the actual parameters such as decoupling capacitance and filter inductance. Addressing this problem, several closed-loop power decoupling control schemes are developed [15]–[17]. In [15], a dual loop voltage control strategy is proposed, where one loop is responsible for the rectifier control, and the other is for the power decoupling. This frame-transformation-based power decoupling control method in [15] effectively buffers the twice grid frequency ripple. In addition, a general transformation based on integrator and root operation is proposed to generate the desired multi-frequency voltage references [16]. Then, the multi-frequency ripple power caused by non-ideal grids can be mitigated. Besides, a multi-proportional resonant (PR) controller is adopted for the ripple power control loop in [17], and it achieves the same effect of suppressing multi-frequency power ripple. The difference between [16] and [17] is the fundamental frequency of capacitor ripple voltages. The fundamental frequency of the former one is grid frequency, while the latter is the twice grid frequency.

In the above studies, it is assumed that the capacitance values of the two split capacitors are completely the same. Since the real capacitances may drift differently (within $\pm 10\%$) due to thermal heating and aging [18], the assumption before is unreasonable in practice. Unfortunately, this will lead to the capacitance mismatch of the split-capacitors and deteriorate the decoupling performance and the grid current quality [19]. The mismatch about split capacitors is considered in [19], [20]. And control methods with immunity to capacitance mismatch are proposed. However, the proposed controllers are only applicable to the case where the fundamental frequency of capacitor ripple voltages is twice the grid frequency. And the problem of capacitance mismatch when the fundamental

Manuscript received November 11, 2020; revised February 08, 2021; accepted April 13, 2021. This work was supported in part by the science and technology innovation Program of Hunan Province under Grant 2020RC4002, the Hunan Provincial Key Laboratory of Power Electronics Equipment and Grid under Grant 2018TP1001, the National Natural Science Foundation of China under Grant 61933011 and 51807206, the Project of Innovation-driven Plan in Central South University under Grant 2019CX003, the Major Project of Changzhutan Self-dependent Innovation Demonstration Area under Grant 2018XK2002. (*Corresponding author: Yao Sun*).

S. Xie, Y. Sun, J. Lin, M. Su, Y. Liu and W. Xiong are with the School of Automation, Central South University and with Hunan Provincial Key Laboratory of Power Electronics Equipment and Grid, Changsha, 410083, China, (e-mail: shimingxie@csu.edu.cn; yaosuncsu@gmail.com; mlrtortoise@163.com; sumeicsu@csu.edu.cn; liuyonglu@csu.edu.cn; csu.xiong@163.com).

X. Li is with the College of Electrical and Information Engineering Hunan University, Changsha, 410082, China (e-mail: lxhnu@hnu.edu.cn).

frequency of the capacitor ripple voltages is the grid frequency has not been resolved so far. This is the gap this paper will fill.

To cope with the negative effects due to the capacitance mismatch, an adaptive controller for the DC split-capacitor decoupling circuit is proposed. The main contributions of this paper are summarized as follows:

- 1) The proposed adaptive controller realizes active power decoupling accurately. The required current reference is obtained by the adaptive controller in closed-loop, and then the DC ripple power forces to zero.
- 2) The proposed control scheme is robust to the DC split-capacitor mismatch. The ripple power caused by the capacitor mismatch can be eliminated by estimating the capacitance unequal factor and modifying duty cycles.
- 3) The capacitance unequal factor is obtained online and it can be used for split-capacitors health monitoring because the unequal factor can reflect the health condition differences between the two split capacitors.
- 4) The reason for capacitor voltage self-balancing is explained from the perspective of stability.

The rest of the paper is arranged as follows: Section II briefly explains the circuit of the single-phase rectifier with DC-split-capacitor. And the steady-state feasible solution of split-capacitor voltages is analyzed in this section. Section III presents the average model of the system and then designs the adaptive controller to achieve closed-loop power decoupling. And the self-balance of capacitor average voltages is analyzed in this section. Section IV covers detailed experimental results to validate the effectiveness of the proposed controller. Finally, concluding remarks are provided in Section V.

II. CIRCUIT CONFIGURATION AND ANALYSIS

A. Circuit Configuration




Fig. 1. The topology of the single-phase power converter with DC-split-capacitor power decoupling circuit.

The main circuit diagram of the single-phase AC/DC converter with DC-split-capacitor is shown in Fig. 1, which consists of a conventional full-bridge AC/DC rectifier, and a half-bridge ripple power decoupling circuit. The decoupling circuit is composed of a half-bridge, a small filtering inductor L_x , and a split-capacitor formed by two capacitors C_1 and C_2 in series. Two capacitors play dual roles in mitigating the inherent ripple power and filtering out the switching ripple. L_x is used to connect the midpoint of the split-capacitor and the half-bridge as the path for diverting the pulsating power.

B. Steady-state analysis

Assume that a linear load is employed and the AC source voltage and current in single-phase converter are expressed as:

$$\begin{cases} v_s = V_s \cos \omega t \\ i_s = I_s \cos(\omega t + \phi) \end{cases} \quad (1)$$

where V_s and I_s are the amplitudes of AC source voltage and current, respectively. ω is the source angular frequency, ϕ is the displacement angle. Instantaneous power processed by the converter at the AC side can be expressed as:

$$\begin{aligned} p(t) &= u_s i_s - L \frac{di_s}{dt} i_s \\ &= \underbrace{\frac{V_s I_s}{2} \cos \phi}_{P_{dc}} + \underbrace{\frac{V_s I_s}{2} \cos(2\omega t + \phi) + \frac{\omega L I_s^2}{2} \sin(2\omega t + 2\phi)}_{\tilde{p}(t) = P \sin(2\omega t + \alpha)} \end{aligned} \quad (2)$$

where P is the amplitude of double frequency ripple power, α is the displacement angles.

Since inductor L_x is small, its stored energy can be ignored. To absorb the ripple power, the voltages across two capacitors should satisfy:

$$\frac{1}{2} C_1 \frac{du_{dc1}^2}{dt} + \frac{1}{2} C_2 \frac{du_{dc2}^2}{dt} = \tilde{p}(t) \quad (3)$$

where u_{dc1} and u_{dc2} are the voltages across the capacitors C_1 and C_2 , respectively. Because the capacitance may drift by $\pm 10\%$ from its nominal value in practice, the capacitances of C_1 and C_2 are denoted as:

$$C_1 = C; C_2 = mC \quad (4)$$

where m represents the unequal factor.

Substituting (2) and (4) into (3) and integrating both sides with respect to time, a quadratic equation can be obtained. Then, the steady-state voltages of the output capacitors can be solved by solving the quadratic equation, as follow:

$$\begin{cases} u_{dc1} = \frac{m u_{dc}}{1+m} \mp \frac{\sqrt{(1+m)(Q - \frac{P}{C\omega}) - m u_{dc}^2 + \frac{2(1+m)P}{C\omega} \sin^2(\omega t + \frac{\alpha}{2})}}{1+m} \\ u_{dc2} = \frac{u_{dc}}{1+m} \pm \frac{\sqrt{(1+m)(Q - \frac{P}{C\omega}) - m u_{dc}^2 + \frac{2(1+m)P}{C\omega} \sin^2(\omega t + \frac{\alpha}{2})}}{1+m} \end{cases} \quad (5)$$

where Q is a constant, and $u_{dc} = u_{dc1} + u_{dc2}$ is the total DC-link voltage. Clearly, the capacitor voltages have an infinite number of steady-state solutions, which are characterized by superimposing the AC component on the DC component. At first sight, u_{dc1} and u_{dc2} are periodic functions with a period of π/ω .

To make u_{dc1} , u_{dc2} are the real numbers greater than zero, the constant Q has to satisfy:

$$\frac{P}{C\omega} + \frac{m u_{dc}^2}{1+m} \leq Q \leq \frac{P}{C\omega} + \frac{u_{dc}^2}{1+m} (m + \min\{1, m^2\}) \quad (6)$$

To facilitate the selection of capacitors, we hope C_1 and C_2 have similar voltage stress. Thus, Q is selected as:

$$-m u_{dc}^2 + (1+m)(Q - \frac{P}{C\omega}) = 0 \quad (7)$$

Substituting (7) into (5) yields:

$$\begin{cases} u_{dc1} = \frac{mu_{dc}}{1+m} \mp \sqrt{\frac{2P}{(1+m)C\omega}} \sin(\omega t + \frac{\alpha}{2}) \\ u_{dc2} = \frac{u_{dc}}{1+m} \pm \sqrt{\frac{2P}{(1+m)C\omega}} \sin(\omega t + \frac{\alpha}{2}) \end{cases} \quad (8a)$$

$$\begin{cases} u_{dc1} = \frac{mu_{dc}}{1+m} \mp \sqrt{\frac{2P}{(1+m)C\omega}} |\sin(\omega t + \frac{\alpha}{2})| \\ u_{dc2} = \frac{u_{dc}}{1+m} \pm \sqrt{\frac{2P}{(1+m)C\omega}} |\sin(\omega t + \frac{\alpha}{2})| \end{cases} \quad (8b)$$

As can be seen from (8a), the AC component of the capacitor voltages is a sine waveform with the fundamental frequency of the AC source voltage. While the solutions in (8b) contain an amount of harmonics, which are multiple of the fundamental frequency of 2ω . They both have relatively close voltage stresses of split-capacitors, but the solution in (8b) is more difficult to control. Hence, we focus on the special solution shown in (8a).

C. Average Model

According to Fig. 1, the state-space average model of the converter is expressed as follows:

$$L \frac{di_s}{dt} = v_s - d_{ab}(u_{dc1} + u_{dc2}) \quad (9)$$

$$L_x \frac{di_x}{dt} = d_x u_{dc1} - (1 - d_x) u_{dc2} \quad (10)$$

$$C \frac{du_{dc1}}{dt} = d_{ab} i_s - d_x i_x - i_o \quad (11)$$

$$mC \frac{du_{dc2}}{dt} = d_{ab} i_s + (1 - d_x) i_x - i_o \quad (12)$$

where d_{ab} is the modulation signal applied to the full-bridge (positive logic to S_1), d_x is the duty cycle of the switch S_5 during each switching cycle, i_x is the current through the filtering inductor L_x , i_o is the DC-link load current, and v_s , i_s are the input voltage and current respectively.

Define the control input variable as $\xi = [1 - (1+m)d_x]u_{dc}$ and capacitor voltage error as $u_{\Delta} = u_{dc1} - mu_{dc2}$, then (10) can be rewritten as (13). And the capacitor voltage error dynamic equation can be obtained by subtracting (12) from (11). For simplicity, assuming that the AC source current has been well regulated and the load is a resistor (R_L), then $i_s d_{ab} u_{dc} = p(t)$ and $i_o u_{dc} = u_{dc}^2 / R_L$. Combining (11) and (12), (15) is obtained.

$$(1+m)L_x \frac{di_x}{dt} = u_{\Delta} - \xi \quad (13)$$

$$C \frac{du_{\Delta}}{dt} = -i_x \quad (14)$$

$$mC \frac{du_{dc}^2}{dt} = 2(m+1) \left(p(t) - \frac{u_{dc}^2}{R_L} \right) + 2\xi i_x \quad (15)$$

III. CONTROLLER DESIGN AND ANALYSIS

There are four control targets for the single-phase converter with DC-split-capacitor circuit:

- 1) to obtain the desired sinusoidal grid currents;
- 2) to regulate the DC-link voltage;
- 3) to maintain balanced capacitor voltage in average sense;
- 4) to minimize the DC-link ripple voltage.

To achieve the above targets, the developed rectification control and adaptive power decoupling control method are illustrated in Fig. 2.




Fig. 2. Proposed control diagram for single-phase power converter with DC-split-capacitor power decoupling circuit.

A. Controller design for Rectifier

Typically, the rectifier circuit and the decoupling circuit are independently and separately controlled [15]–[17]. For the rectifier, the control block diagram is shown in the upper part of Fig. 2. As seen, a notch filter is employed to eliminate the effect of harmonics in DC-link voltage. To realize zero steady-state error of the AC source current, a proportional-resonant (PR) controller is used.

B. Controller design for power decoupling circuit

1) *Control scheme for filter inductor current:* For realizing the power decoupling scheme in the form of (8a), the filter inductor current i_x is controlled to be a sine wave with the source frequency. Then, a PR controller with resonant peaks at ω , as shown in (16), is designed as follows.

$$PR_{ix}(s) = k_{pix} + k_{rix} \frac{s}{s^2 + \omega^2} \quad (16)$$

where k_{pix} and k_{rix} are the controller gains. The corresponding current control block diagram is shown in the lower part of Fig. 2. The current reference i_x^* is obtained by an adaptive controller, which will be introduced in the following section.

2) *Adaptive power decoupling control:* Define an error as $\Delta x = u_{dc}^2 - u_{dc}^{*2}$, then (15) can be rewritten as:

$$mC \frac{d\Delta x}{dt} = 2(m+1)\tilde{p}(t) - 2(m+1)\frac{\Delta x}{R_L} + 2\xi i_x \quad (17)$$

As seen from (17), if ξi_x is regarded as the control input, it seems that it is easy to design a control law. However, it is

not the case because i_x has zero-crossing points in its steady-state trajectory, which leads to singularity. In this paper, an adaptive power decoupling controller is designed to avoid this singularity.

It is reasonable to assume that the ripple power is periodic with a known frequency. Let

$$2C(m+1)\tilde{p}(t) = A \cos 2\omega t + B \sin 2\omega t \quad (18)$$

where unknown constants A and B are related to the ripple power amplitude P , capacitance C , unequal factor m , and angle α .

In this paper, A and B are estimated online, and a suitable current reference is constructed accordingly to achieve power decoupling. And the block diagram of the proposed adaptive controller is shown in Fig. 3. Therein, the adaptive controller output i_x^* is constructed as follows:

$$i_x^* = -\sigma \omega \cos(\omega t + \varphi) \quad (19)$$

where intermediate parameters σ and φ are obtained as follow:

$$\begin{cases} \sigma = \sqrt{\frac{1}{\omega} \sqrt{\hat{A}^2 + \hat{B}^2}} \\ \varphi = \frac{1}{2} \arctan(\hat{A}/\hat{B}) \end{cases} \quad (20)$$

And the adaptive laws are designed as:

$$\dot{\hat{A}} = k_A \Delta x \cos 2\omega t \quad (21)$$

$$\dot{\hat{B}} = k_B \Delta x \sin 2\omega t \quad (22)$$

$$\dot{\hat{m}} = -\frac{2k_m}{\hat{m}+1} u_{dc} i_x \Delta x \quad (23)$$

where k_A , k_B , and k_m are positive real constants, called parameter adaptation gain. And \hat{m} is the estimated value of m .




Fig. 3. The diagram of the proposed power decoupling controller.

Next, the Lyapunov stability of the proposed adaptive controller will be proved in the following.

Since the unequal factor m is unknown, the duty cycle d_x is obtained by $\xi = [1 - (\hat{m} + 1)d_x]u_{dc}$. As a result, the

relationship between the actual control input ξ_{real} and the control input ξ is:

$$\xi_{real} = \frac{m+1}{\hat{m}+1}\xi - \frac{m-\hat{m}}{\hat{m}+1}u_{dc} \quad (24)$$

Supposing that the filtering inductance L_x is small enough, then $\xi_{real} = u_{\Delta}$ is obtained by volt second balance. Assuming that the current i_x has been tracked perfectly by the PR controller. Accordingly, ξ_{real} can be yielded from (14) as:

$$\xi_{real} = -\frac{1}{C} \int (i_x^* - \Delta i_x) dt = \frac{\sigma}{C} \sin(\omega t + \varphi) + D \quad (25)$$

where D is the DC component of ξ_{real} .

As seen in (24), the DC component of ξ_{real} is mainly related to the second term of (24) when the current i_x has been tracked perfectly. Hence, ξ_{real} can be expressed approximately as:

$$\xi_{real} \approx \frac{\sigma}{C} \sin(\omega t + \varphi) - \frac{m-\hat{m}}{\hat{m}+1}u_{dc} \quad (26)$$

Considering that the proposed adaptive controller is much slower than the filter inductor current controller. Thus, the current i_x is approximately equal i_x^* on slow time scale. Consequently, substituting (19) and (26) into (17), the differential equation of the ripple error Δx is rewritten as:

$$\begin{aligned} mC \frac{d\Delta x}{dt} &= 2(m+1)\tilde{p}(t) - \frac{\omega\sigma^2}{C} \sin(2\omega t + 2\varphi) \\ &\quad - 2(m+1)\frac{\Delta x}{R_L} - 2\frac{m-\hat{m}}{\hat{m}+1}u_{dc}i_x \end{aligned} \quad (27)$$

Following the adaptive controller, the estimation errors are selected as:

$$\begin{cases} \tilde{A} = A - \hat{A} \\ \tilde{B} = B - \hat{B} \\ \tilde{m} = m - \hat{m} \end{cases} \quad (28)$$

To prove the stability of the proposed control law, the Lyapunov function is considered as follows:

$$V = \frac{1}{2} \left(mC^2 \Delta x^2 + \frac{1}{k_A} \tilde{A}^2 + \frac{1}{k_B} \tilde{B}^2 + \frac{C}{k_m} \tilde{m}^2 \right) \quad (29)$$

After some algebraic manipulations, time derivation of V is derived as:

$$\begin{aligned} \dot{V} &= mC^2 \Delta x \dot{\Delta x} + \frac{1}{k_A} \tilde{A} \dot{\tilde{A}} + \frac{1}{k_B} \tilde{B} \dot{\tilde{B}} + \frac{C}{k_m} \tilde{m} \dot{\tilde{m}} \\ &= \tilde{A} \left(\Delta x \cos 2\omega t + \frac{1}{k_A} \dot{\tilde{A}} \right) + \tilde{B} \left(\Delta x \sin 2\omega t + \frac{1}{k_B} \dot{\tilde{B}} \right) \\ &\quad + \frac{\tilde{m}C}{\hat{m}+1} \left[\frac{\hat{m}+1}{k_m} \dot{\tilde{m}} - 2u_{dc}i_x \Delta x \right] - \frac{2(m+1)C}{R_L} \Delta x^2 \end{aligned} \quad (30)$$

Substituting (21)-(23) into (30) yields

$$\dot{V} = -\frac{2(m+1)C}{R_L} \Delta x^2 \leq 0 \quad (31)$$

As seen, the time derivation of V is less than or equal to zero. Therefore, the Lyapunov stability can be guaranteed, and the tracking error Δx will converge to zero when time tends to infinity.

TABLE I
COMPARISONS WITH THE EXISTING CONTROL METHODS

Comparison Category	Dual Voltage Control [15]	Robust Power Decoupling Control [19]	Power Decoupling Control [19]	Adaptive Neural Filter based Control [20]	Proposed
Current quality	Good	Good	Good	Good	Good
Decoupling ability	Good	Improved	Improved	Improved	Improved
Capacitor voltage ripple frequency	50 Hz	100 Hz	100 Hz	100 Hz	50 Hz
Capacitance mismatch robustness	No	Yes	Yes	Yes	Yes
Unequal Factor estimator	No	No	No	No	Yes
Non-ideal Grid adaptability	No	No	No	Yes	No
Self-balance Analysis	None	None	None	None	Yes

C. Self-balance Analysis of Average Voltage

Assume that DC voltage has been well regulated and estimation errors are eliminated. Then the subsystem of (13)-(14) and (16) can be extended as:

$$\Lambda \frac{d}{dt} \begin{bmatrix} i_x \\ x_1 \\ x_2 \\ u_{\Delta} \end{bmatrix} = \underbrace{\begin{bmatrix} -k_{pix}(\hat{m}+1) & -k_{rix} & 0 & \hat{m}+1 \\ k_{rix} & 0 & -k_{rix} & 0 \\ 0 & k_{rix} & 0 & 0 \\ -(\hat{m}+1) & 0 & 0 & 0 \end{bmatrix}}_{A_z} \begin{bmatrix} i_x \\ x_1 \\ x_2 \\ u_{\Delta} \end{bmatrix} + \begin{bmatrix} u_{ex} \\ 0 \\ 0 \\ 0 \end{bmatrix} \quad (32)$$

where $\Lambda = \text{diag}\{(\hat{m}+1)L_x, k_{rix}, k_{rix}/\omega^2, C(\hat{m}+1)\}$, x_1 and x_2 are the extended state values due to the PR controller, and u_{ex} is external excitation and expressed as follow:

$$u_{ex} = k_{pix}i_x^* + k_{rix}\mathcal{L}^{-1}\left[\frac{s}{s^2 + \omega^2}i_x^*\right] \quad (33)$$

To verify the self-balancing of the average capacitor voltage, the average theory [21] is considered. It is easy to know that the external excitation u_{ex} is a T -periodic function in t . Thus the related "averaged system" of (32) can be derived as:

$$\frac{d}{dt} \begin{bmatrix} i_x \\ x_1 \\ x_2 \\ u_{\Delta} \end{bmatrix}_{av} = A_z \begin{bmatrix} i_x \\ x_1 \\ x_2 \\ u_{\Delta} \end{bmatrix}_{av} \quad (34)$$

where the variables with subscript 'av' represent the average of the variables. When $k_{pix} > 0$ and $k_{rix} > 0$, the diagonal elements of Λ are all greater than zero. And the system matrix A_z could be decomposed into the sum of a negative semi-definite matrix and a skew-symmetric matrix. Thus, it can be concluded that the system is stable according to [22]. Furthermore, according to LaSalle's invariance principle, the averaged capacitor voltage error $u_{\Delta av}$ can converges to zero, which means that the capacitor voltages will be balanced automatically.

D. Comparison

Table I summarizes the comparison results of the existing controllers and the proposed one. The dual voltage control in [15] realized the power decoupling with 50Hz capacitor voltage ripples. However, the effect of the capacitor parameter deviation was not considered. To deal with capacitance mismatches, a multi-resonance controller [19] and a total sliding-mode controller [20] are used to obtain the reference of filtering inductor current. Since the two methods are aimed

at the solutions with 100 Hz ripple capacitor voltages, the requirement of high bandwidth current brings difficulty to controller design. Besides, there is no explanation for split-capacitors voltage self-balance in the existing literature. The proposed method not only can achieve power decoupling with 50 Hz capacitor voltage ripples but also eliminates the negative effect of capacitor mismatch by capacitance mismatch estimator. Besides, the estimated unequal factor can also be used for an auxiliary health monitoring of the split-capacitors. Moreover, the reason for the capacitor voltage self-balance has been explained.

IV. SIMULATION AND EXPERIMENTAL RESULTS

In the following simulations and experiments, a typical double-loop rectification control structure in the upper part of Fig. 2 is adopted. The tests are carried out in the following three cases: case I, the two capacitors $C_1 = C_2 = 330\mu F$, i.e. $m = 1$; case II, $C_1 = 330\mu F$, $C_2 = 450\mu F$, i.e. $m = 1.36$; case III, $C_1 = 450\mu F$, $C_2 = 300\mu F$, i.e. $m = 0.73$.

The numerical simulation was carried out for three cases on the MATLAB/Simulink platform. The specifications of the system are summarized in Table II. Simulation results are shown in Fig. 4. As seen, the grid current i_s is sine shaped and in phase with the grid voltage v_s . In addition, the DC-link voltages u_{dc} keeps constant at the given reference, which indicates that an excellent power decoupling control is achieved. As in (8a), the two capacitor voltages swing at the grid frequency as a result of buffering the ripple power. The simulation results manifest the correctness of the related mathematical derivation and the decoupling effect of the proposed method.

To verify the effectiveness of the proposed control strategy experimentally, a 600 W prototype has been built in the laboratory as shown in Fig. 5. High speed insulated gate bipolar transistor (IGBT) model FF200R12KT4 (*Infineon*) is used in the prototype. The controller board is mainly composed of a floating-point DSP (TMS320F28335) and a field-programmable gate array (FPGA EP2C8J144C8N). DSP is used to accomplish the control process and output the duty ratios, d_{ab} and d_x , to FPGA. And the FPGA is used to generate switching driving signals of S_1 S_6 .

In the following experiments, the split-capacitor is composed of two rated tolerance of 20% capacitors ($330\mu F$). And a $120\mu F$ capacitor (the actual value is $117\mu F$) is used in parallel for emulating a capacitance mismatch. Measured by Precision LCR Meter (TH2827C, *Tonghui*), the capacitances of the two capacitors in Case I are $C_1 = 301.4\mu F$ and




Fig. 4. Simulation results of the proposed adaptive decoupling controller. (a) Case I; (b) Case II; (c) Case III.

TABLE II
PARAMETERS OF THE EXPERIMENTAL SETUP

Symbol	Description	Value
v_s	Input voltage	110 V(rms)
ω	Input angular frequency	314 rad/s
L	Boost inductance	3.0 mH
L_x	filter inductance	0.5 mH
u_{dc}^*	DC-link voltage reference	250 V
C	DC-link capacitance	330 μ F
R	DC load	110 Ω
T_s	Modulation period	50 μ s
ω_n	Natural frequency of notch filter	100 Hz
k_p, k_r	PR parameter	-21.4, -18950
k_{pix}, k_{rix}	PR parameter	-6, -400
k_A, k_B	Parameter adaptation gain	0.03
k_m	Parameter adaptation gain	5×10^{-7}
t_d	Dead-time	1.0 μ s

$C_2 = 315.7 \mu F$ respectively. Correspondingly, the actual values of unequal factor m are listed in Table III.

In case I, since the capacitances of C_1 and C_2 are not the same actually, the capacitance mismatch estimator is enabled when the proposed decoupling controller starts up.




Fig. 5. Photo of the laboratory prototype.




Fig. 6. Experimental results of the decoupling controller start-up in Case I (with capacitance mismatch estimator). (a) Waveforms of capacitor voltages u_{dc1} and u_{dc2} , DC-link voltage u_{dc} , the input AC voltage v_s and current i_s ; (b) Waveforms of the estimated values of A , B , and m , the inductor current i_x .

Fig. 6 shows the experimental waveforms of the two capacitor voltages u_{dc1} and u_{dc2} , the DC-link voltage u_{dc} , the input AC voltage v_s and current i_s ; while the estimated waveforms of A , B , and m are shown in Fig. 6 (b). As seen, the input voltage and current are always sinusoidal and in phase with each other, which confirms the condition of unity input power factor. And the THD of the input current i_s is 3.8%. Besides, there are two out-of-phase sinusoidal components in the u_{dc1}




Fig. 7. The harmonic spectrum of the DC-link voltage in Case I.

and u_{dc2} , after the decoupling controller starts up. The DC link voltage will drop for a moment after enabling the decoupling controller. The reason is that part of the capacitor energy would be stored as a differential voltage, which will absorb certain active power when decoupling control starts up. And the AC components of the capacitor voltages also correspond to the steady-state expressions in (8a). The measured efficiencies with or without decoupling circuit are 78% and 85% respectively. This issue can be mitigated by using wide-bandgap (WBG) semiconductor devices like silicon carbide (SiC) and gallium nitride (GaN).

Besides, the frequency spectral analysis results of the DC-link voltage is shown in Fig. 7, where the interval of the frequency spectrum is 50 Hz. As seen, the second harmonic in DC-link has been reduced greatly. Correspondingly, the DC-link voltage ripple decreases from 55 V to 9 V in Fig. 6 (a). The experimental result is in good agreement with the simulated one. Thus, it can verify that the proposed adaptive controller achieves excellent power decoupling performance.




Fig. 8. Experimental results of the decoupling controller start-up in Case II (without capacitance mismatch estimator).

In case II, the capacitance mismatch of C_1 and C_2 is considered, and $m = 1.36$. According to (27), the capacitor mismatch will introduce a 50 Hz voltage ripple to the DC-link. To reduce the influence on the rectifier control, a 50 Hz notch filter is cascaded on the original 100 Hz notch filter. For com-

parisons, Fig. 8 and Fig. 9 (a) show the related experimental results without and with the capacitance mismatch estimator, respectively. And the corresponding harmonic spectrum of the DC-link voltage is shown in Fig. 10. From Fig. 8, the 100 Hz ripple of u_{dc} is reduced with the function of the decoupling controller. However, an additional 50 Hz harmonic emerges in the DC-link voltage spectrum, which is shown in Fig. 10. Adopting the capacitance mismatch estimator, as anticipated, the undesirable 50 Hz harmonic component of the DC-link voltage is significantly attenuated in Fig. 9 (a) and Fig. 10. Thus, it is found that the converter with capacitance mismatch can also operate well under the proposed decoupling controller. Moreover, Fig. 9 (b) shows the estimated waveforms of A , B , and m in case II. As seen in Fig. 9 (b), the proposed estimator can estimate the capacitance unbalance factor in about 20 ms. Compared with Fig. 6 (b), the estimated values of A and B have slightly increased, which is in line with the definition of (18).




Fig. 9. Experimental results of the decoupling controller start-up in case II (with capacitance mismatch estimator). (a) Waveforms of capacitor voltages u_{dc1} and u_{dc2} , DC-link voltage u_{dc} , the input voltage v_s and current i_s ; (b) Waveforms of the estimated values of A , B , and m , the inductor current i_x .

In addition, case III is performed, and Fig. 11 shows the related experimental results under the proposed decoupling control scheme. As seen, same with Case II, 50 Hz and 100 Hz harmonics of the DC-link voltage also decreases significantly. From the results in the three cases, it is found that the rectifier can still operate well regardless of the capacitance match or mismatch of C_1 and C_2 , under the proposed decoupling




Fig. 10. The harmonic spectrum of the DC-link voltage in Case II.




Fig. 11. Experimental results of the decoupling controller start-up in Case III (with capacitance mismatch estimator). (a) Waveforms of capacitor voltages u_{dc1} and u_{dc2} , DC-link voltage u_{dc} , the input voltage v_s and current i_s ; (b) Waveforms of the estimated values of A , B , and m , the inductor current i_x .

control scheme.

Furthermore, the estimated values and nominal values of m are listed in Table III. As observed, the capacitance unequal factor is obtained online. And the unequal factor can be used as an auxiliary criterion for split-capacitors health monitoring because it can reflect the health condition differences between the two split capacitors. In the health monitoring process, to determine the threshold of a fault in unequal factor estimation errors and capacitors tolerance values should be considered

simultaneously. Taking capacitors with a $\pm 10\%$ tolerance as an example, if the maximum estimation error is 6%, and a margin of 4% is considered, the upper and lower fault thresholds could be set to 1.5 and 0.67, respectively. It is noted that the unequal factor m can only reflect the capacitance difference, rather than determining the faults in capacitors directly. Therefore, it is only used as an auxiliary indicator for fault detection. In actual split-capacitors fault monitoring, the capacitance mismatch estimator can be combined with the equivalent capacitance and the equivalent series resistance (ESR) measurement method for fault detection [23], [24].

TABLE III
RESULTS OF CAPACITANCE MISMATCH ESTIMATOR

Unequal Factor m	Actual Value	Estimated Value
0.73	0.754	0.82
1	1.047	1.1
1.36	1.435	1.45




Fig. 12. Waveforms of calculated variables. (a) Waveforms of the capacitor voltage error u_{Δ} ; (b) Waveforms of the capacitor averaged voltage error $u_{\Delta av}$.

To verify that the self-balance of the average capacitor voltage, the above experimental data are imported into MATLAB for analysis. By calculating capacitor voltage error u_{Δ} and importing into the mean block, the waveforms of u_{Δ} and $u_{\Delta av}$ are plotted in Fig. 12. Wherein, the estimation values in Table III are used in the calculation of $u_{\Delta} = u_{dc1} - mu_{dc2}$, and the fundamental frequency of the mean block is set to 50 Hz. The voltage error u_{Δ} has a 50 Hz oscillation excitation response with the sinusoidal in Fig. 12 (a). And the oscillation will not diverge, which corresponds to stability analysis of the system. As seen in Fig. 12 (b), the averaged error $u_{\Delta av}$ decayed to near zero. Hence, it is found that the capacitor voltage is self-balanced under the proposed scheme. It means

that the voltage sharing resistor and the voltage sensor can be eliminated in actual implementation


V. CONCLUSION

In this paper, an adaptive power decoupling controller is proposed for the DC split-capacitor decoupling circuit under capacitance mismatch. The conclusions are listed below:

- 1) The steady-state analysis of DC split-capacitor decoupling circuits shows that there are infinite feasible solutions to achieve the decoupling of twice ripple power under capacitance mismatch. Among them, a special solution is to control the capacitor voltages into DC and the fundamental frequency sinusoidal AC component.
- 2) Under the framework of the special solution, an adaptive power decoupling controller is proposed to realize the decoupling of twice ripple power.
- 3) The capacitance mismatch estimator is presented to estimate the unequal factor online. Consequently, the fundamental frequency power ripple caused by capacitor mismatch is eliminated. Meanwhile, the estimated unequal factor can be used as a health monitoring indicator of split-capacitors.

REFERENCES

- [1] Y. Sun, Y. Liu, M. Su, W. Xiong, and J. Yang, "Review of active power decoupling topologies in single-phase systems," *IEEE Transactions on Power Electronics*, vol. 31, no. 7, pp. 4778–4794, Jul. 2016.
- [2] H. Hu, S. Harb, N. Kutkut, I. Batarseh, and Z. J. Shen, "A review of power decoupling techniques for microinverters with three different decoupling capacitor locations in PV systems," *IEEE Transactions on Power Electronics*, vol. 28, no. 6, pp. 2711–2726, Jun. 2013.
- [3] Y. Yang, X. Ruan, L. Zhang, J. He, and Z. Ye, "Feed-forward scheme for an electrolytic capacitor-less AC/DC LED driver to reduce output current ripple," *IEEE Transactions on Power Electronics*, vol. 29, no. 10, pp. 5508–5517, Oct. 2014.
- [4] H. Li, K. Zhang, and H. Zhao, "Dc-link active power filter for high-power single-phase pwm converters," *J. Power Electron.*, vol. 12, no. 3, pp. 458–467, May 2012.
- [5] R. Wang, F. Wang, D. Boroyevich, R. Burgos, R. Lai, P. Ning, and K. Rajashekar, "A high power density single-phase pwm rectifier with active ripple energy storage," *IEEE Transactions on Power Electronics*, vol. 26, no. 5, pp. 1430–1443, May 2010.
- [6] P. T. Krein, R. S. Balog, and M. Mirjafari, "Minimum energy and capacitance requirements for single-phase inverters and rectifiers using a ripple port," *IEEE Transactions on Power Electronics*, vol. 27, no. 11, pp. 4690–4698, Nov. 2012.
- [7] X. Cao, Q.-C. Zhong, and W.-L. Ming, "Ripple eliminator to smooth dc-bus voltage and reduce the total capacitance required," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 4, pp. 2224–2235, Apr. 2014.
- [8] S. Harb, M. Mirjafari, and R. S. Balog, "Ripple-port module-integrated inverter for grid-connected pv applications," *IEEE Transactions on Industry Applications*, vol. 49, no. 6, pp. 2692–2698, Nov. 2013.
- [9] B. Ge, Y. Liu, H. Abu-Rub, R. S. Balog, F. Z. Peng, H. Sun, and X. Li, "An active filter method to eliminate dc-side low-frequency power for a single-phase quasi-z-source inverter," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 8, pp. 4838–4848, Aug. 2016.
- [10] M. Su, P. Pan, X. Long, Y. Sun, and J. Yang, "An active power-decoupling method for single-phase ac-dc converters," *IEEE Transactions on Industrial Informatics*, vol. 10, no. 1, pp. 461–468, Feb. 2014.
- [11] Y. Sun, Y. Liu, M. Su, X. Li, and J. Yang, "Active power decoupling method for single-phase current-source rectifier with no additional active switches," *IEEE Transactions on Power Electronics*, vol. 31, no. 8, pp. 5644–5654, Aug. 2015.
- [12] Y. Tang, F. Blaabjerg, P. C. Loh, C. Jin, and P. Wang, "Decoupling of fluctuating power in single-phase systems through a symmetrical half-bridge circuit," *IEEE Transactions on Power Electronics*, vol. 30, no. 4, pp. 1855–1865, Apr. 2015.
- [13] Y. Tang and F. Blaabjerg, "A component-minimized single-phase active power decoupling circuit with reduced current stress to semiconductor switches," *IEEE Transactions on Power Electronics*, vol. 30, no. 6, pp. 2905–2910, Jun. 2015.
- [14] S. Shi, Y. Sun, M. Su, S. Xie, M. Zhou, and L. Li, "Reduced-switch induction motor drive system with active power decoupling," *IET Electric Power Applications*, vol. 13, no. 7, pp. 969–976, Jun. 2019.
- [15] Y. Tang, Z. Qin, F. Blaabjerg, and P. C. Loh, "A dual voltage control strategy for single-phase pwm converters with power decoupling function," *IEEE Transactions on Power Electronics*, vol. 30, no. 12, pp. 7060–7071, Dec. 2015.
- [16] S. Li, W. Qi, S.-C. Tan, and S. Hui, "Integration of an active filter and a single-phase ac/dc converter with reduced capacitance requirement and component count," *IEEE Transactions on Power Electronics*, vol. 31, no. 6, pp. 4121–4137, Jun. 2016.
- [17] K.-P. Huang, Y. Wang, and R.-J. Wai, "Design of power decoupling strategy for single-phase grid-connected inverter under nonideal power grid," *IEEE Transactions on Power Electronics*, vol. 34, no. 3, pp. 2938–2955, Mar. 2019.
- [18] "Film capacitors: Metallized polyester film capacitors (mkt)," *EPCOS film capacitor datasheet*.
- [19] W. Yao, P. C. Loh, Y. Tang, X. Wang, X. Zhang, and F. Blaabjerg, "A robust dc-split-capacitor power decoupling scheme for single-phase converter," *IEEE Transactions on Power Electronics*, vol. 32, no. 11, pp. 8419–8433, Nov. 2017.
- [20] Y. Wang and R.-J. Wai, "Adaptive power decoupling strategy for single-phase grid-connected converter," *IEEE Transactions on Industry Applications*, vol. 55, no. 4, pp. 4275–4285, Aug. 2019.
- [21] B. Lehman and R. M. Bass, "Switching frequency dependent averaged models for pwm dc-dc converters," *IEEE Transactions on Power electronics*, vol. 11, no. 1, pp. 89–98, Jan. 1996.
- [22] R. Ortega, A. Van Der Schaft, B. Maschke, and G. Escobar, "Interconnection and damping assignment passivity-based control of port-controlled hamiltonian systems," *Automatica*, vol. 38, no. 4, pp. 585–596, Apr. 2002.
- [23] P. Sundararajan, M. H. M. Sathik, F. Sasongko, C. S. Tan, J. Pou, F. Blaabjerg, and A. K. Gupta, "Condition monitoring of dc-link capacitors using goertzel algorithm for failure precursor parameter and temperature estimation," *IEEE Transactions on Power electronics*, vol. 35, no. 6, pp. 6386–6396, Jun. 2020.
- [24] P. Sundararajan, M. H. M. Sathik, F. Sasongko, C. S. Tan, M. Tariq, and R. Simanjorang, "Online condition monitoring system for dc-link capacitor in industrial power converters," *IEEE Transactions on Industry Applications*, vol. 54, no. 5, pp. 4775–4785, Sept. 2018.



Shiming Xie was born in Fujian, China, in 1995. He received the B.S. degree in electronic engineering from Central South University, Changsha, China, in 2017. He is currently working toward the Ph.D. degree in control science and engineering at the Central South University, Changsha, China.

His research interests include matrix converter and modeling and control of power electronics converters.



Yao Sun (Member, IEEE) was born in Hunan, China, in 1981. He received the B.S., M.S. and Ph.D. degrees from Central South University, Changsha, China, in 2004, 2007 and 2010, respectively. He has been a Professor with the School of Automation, Central South University, China.

His research interests include matrix converter, micro-grid and wind energy conversion system.



Jianheng Lin was born in Fujian, China, in 1994. He received the B.S. degree in electronic engineering from Jimei University, Xiamen, China, in 2016. He is currently working toward the Ph.D. degree in control science and engineering at the Central South University, Changsha, China.

His research interests include modeling and control of time periodic system.



Xing Li was born in Hunan, China, in 1988. She received the B.S. and Ph.D. degrees from Central South University, Changsha, China, in 2009 and 2014, respectively. She is currently an Associate Professor with the College of Electrical and Information Engineering, Hunan University, Changsha, China.

Her research interests include power electronic converter and wind energy conversion system.



Mei Su (Member, IEEE) was born in Hunan, China, in 1967. She received the B.S., M.S. and Ph.D. degrees from the School of Information Science and Engineering, Central South University, Changsha, China, in 1989, 1992 and 2005, respectively. She has been a Full Professor with the School of Automation, Central South University.

She is currently an Associate Editor of the IEEE Transactions on Power Electronics. Her research interests include matrix converter, adjustable speed drives, and wind energy conversion system.



Yonglu Liu (Member, IEEE) was born in Chongqing, China, in 1989. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Central South University, Changsha, China, in 2012, 2015, and 2017 respectively. He is currently an Associate Professor with School of Automation, Central South University, China.

His research interests include power electronics and renewable energy power conversion systems.



Wenjing Xiong (Member, IEEE) was born in Hunan, China, in 1991. She received the B.S. degree in Automation, and Ph.D. degree in Control Science and Engineering from Central South University, Changsha, China, in 2012, and 2017, respectively. She is currently an Associate Professor with the School of Automation, Central South University, China.

Her research interests include matrix converter, AC/DC converter.